There are a number of requirements for benchmark data during the design and development of EDA systems. During the development of EDA systems researchers need to assess the performance and capabilities of new techniques and algorithms. It is useful to show the benefits of a new technique or algorithm by comparing quantitative results obtained using benchmarks with other existing algorithms. Benchmark data is useful when a new technique is being developed into a product. Regression testing to ensure handling of errors and end-cases often requires suitable test data.
Introduction
There are a number of requirements for benchmark data during the design and development of EDA systems. During the development of EDA systems researchers need to assess the performance and capabilities of new techniques and algorithms. It is useful to show the benefits of a new technique or algorithm by comparing quantitative results obtained using benchmarks with other existing algorithms. Benchmark data is useful when a new technique is being developed into a product. Regression testing to ensure handling of errors and end-cases often requires suitable test data.
As EDA algorithms and tools become more complex involving a large number of interrelated algorithmic steps and processes, proper scientific method requires a large number of test cases to ensure thorough testing and quantitative comparison with other algorithms. A new medicine often goes through trials with thousands of randomly selected patients before it is pronounced as good. Similarly a new EDA algorithm or tool should be equally well testing by using a large number of benchmark cases.
During the 1997 Design Automation Conference one session contained papers related to "Advances in Partitioning". Four of the five papers in this session considered hierarchical partitioning techniques. These papers provided experimental results based on benchmark data. In a number of cases results were reported for a very small number of circuits. One of the papers [3] reports the problem of the lack of any sizeable hierarchical benchmark data in the public domain. This work attempts to address this problem by using techniques to manipulate existing structural design data.
Types of Manipulations
This section describes a number of operations which can be used to manipulate structural design information. In order to describe the operations we must also provide a brief introduction to our model of structural connectivity.
Introduction to Structural Connectivity
Our model of structural connectivity corresponds to the techniques used for structural design representation in two widely used EDA standards, EDIF and VHDL. This section will introduce the concepts of busses and hierarchical description.
A design object performs some electrical or electronic function. This function may be to simply transfer a signal between an input and an output, perhaps using a wire or may be composed of transistors, gates and perform some electrical or electronic function where the outputs are some complicated function of the inputs. In our model of structural design we do not care about the behaviour of the function, it can however be described using languages such as VHDL. Each design object is a black box with a number of interface ports. We electrically connect the ports together to achieve a more complicated function using nets. A net can connect two or more ports together.
A single net is useful in many situations for transferring simple control information or data, however for more complicated situations a collection of nets may be required. For example, a number of nets can be used to represent an integer. Many processors use collections of 16, 32 or 64 nets to represent twos-complement integral numbers. We will call such a collection of nets a bus. In a structural VHDL description a bus is represented by declaring a signal to be of a type which is an array of types corresponding to single bit or net values 1 . In EDIF a signalGroup is used to collect a number of previously defined nets into an ordered bus representation.
At the interface of a design object a bus will connect to a wide port. This is a collection or array of ports which the same size of as the bus to which the bus can be directly connected.
In some cases busses may be split or `rippered' when there isn't a direct correspondence between the bus and the port being connected. For example, only a subset of the ports may be present on the device being connected. Consider the following example, a 32 bit data bus needs to be registered or latched at a particular point in a pipeline, but in the technology available only 8 bit registers are available. The 32 bit bus can be split into 4 8 bit segments and then the 8 bit busses can be connected to the 8 bit register ports, as depicted in Figure Hierarchical instantiation is a technique which is often used to manage to complexity of large designs. Consider the case mentioned previously; if a 32 bit register is needed in 1 . Prior to refinement into a structural representation busses may be represented by other signal types in VHDL such as integer sub-types or enumerations. However, this type of signal representation will usually be refined by synthesis systems into arrayed signal types. CLK many places in the datapath it may be simpler for the designer to define a 32 bit register object and then instantiate that rather than instantiate and connect 4 8 bit registers each time a 32 bit register is required. An example of this situation is shown in Figure 2 .2.
Figure 2.2: Hierarchical Instantiation
A design object has an interface consisting of ports and one or more implementations which describe the structure or function of the object (architectures in VHDL and views in EDIF). Instantiation is the mechanism by which another design object is referred to by reference, rather than in terms of its constituents. In a particular implementation a signal connects ports on the interface of the current object to ports on the interface of the instantiated objects (`instance ports'). Table 1 presents a summary of the terminology presented here and the corresponding terminology used in VHDL and EDIF.
Operations
The following operations manipulate the structural connectivity of a design by manipulating the busses and hierarchical structure of the design information. However they all have the property that the underlying connectivity (in terms of single bit signals con- necting to single bit ports) is preserved. This property is useful in that it permits simulation information to be valid.
Bus Split
A bus is defined by an ordered list of individual nets or signals. The list is usually ordered because the signals are interpreted in some ordered sense, such as a twos-complement number.
The bus splitting operation is defined in terms of splitting the defining list of signals for that bus. If the original list has n members, this is divided by two and the integral part is used to define the number of elements in the first division. The remainder go into the second division.
(EQ 1)
Usually a bus contains an even number of nets, often a binary power. In the rare case of an uneven bus width one of the resulting divided busses will be one component larger than the other.
A bus connects ports or instance ports which are usually the same width as the bus. If the bus is being split it can no longer connect to these ports as they are not the right size. Two solutions are available:
• Each port which connects to the bus can be split in the same proportion as the new busses and they can them be connected to the respective busses. See the Port Split operation described in Section 2.2.3.
• A ripper can be introduced to allow the constituent signals of the new bus connect to the port through a bus of the correct size.
Depending upon the action taken for each port that was connected to the bus some of the original bus may be left in tact and be connected by a ripper to the new split bus. In the worst case, where all the ports where the same size as the original bus and none of them are changed, the new split busses will connect to no ports and will be rippered to the original busses. In most cases however, a bus will connect different size ports or some port operations will be performed.
A precondition for this operation is that the bus to be split should have two or more constituent nets: . In the case where the bus contains two nets the result of the operation will be to produce nets and not busses.
Bus Merge
This operation is defined in terms of the concatination of the net members of two busses.
(EQ 2)
The list of signals for each bus is concatinated. Each port which is joined can either be ripped off, or the two ports could be merged. For instance ports these need to be on the same instance.
Port Split
This operation is defined in a very similar manner to the bus split operation. The ordered list which defines the wide port is divided into two parts. Each of the divisions will either be equal in size or one will be one port larger than the other. (EQ 3) A constraint on this operation is that: .
Port Merge
Two wide ports are merged by concatinating their ordered lists of member ports together.
(EQ 4)
Hierarchy Flattening
At any given hierarchy level a view can contain a number of instances. These instances themselves contain sub-instances. This operation removes a level of hierarchy by moving all the sub-instances one level up the hierarchy and removes the resulting empty instances. The nets used to connect the instances together are changed to maintain the same connectivity.
Hierarchy creation
At a level of the hierarchy a number of instances are selected to be wrapped at a in a new instance. This instance will have the necessary ports to achieve the original connectivity.
The replacement view will have the original ports, nets and busses connecting the ports to the new instances and possibly internal nets and busses connecting the new instances together. A simple example, using only nets and simple components, is depicted in Figure 2 .1. 
There are a number of ways in which the allocation of instances into their new containing hierarchical objects can be achieved.
• Some of the simpler techniques include random allocation and allocation under user control, perhaps using a schematic or GUI system to indicate with the mouse to which partition an instance is allocated.
• Input driven allocation techniques try and split the circuit according to the inputs. Firstly the input ports are allocated into the partition sets, for each instance in the circuit the number of signals which directly connect that instance to one of the ports (master ports initially, but then master ports and instance ports) are calculated. An instance could have zero connecting signals to any partition set, in this case it is not allocated. It could have a higher interconnection cost with one partition than another. If this is the case it is allocated to that partition and all the costs are recalculated and then the instance with the highest allocation cost is then allocated. If an instance has an equal, but non-zero, allocation cost to two partitions some other selection technique such as round-robin or random is used to perform the allocation.
• A level driven allocation technique would rank-order the instances according to the number of intervening components to the master ports. Techniques can be used to detect and split feedback during the ordering process. A more sophisticated approach could attempt to order according to functional blocks, perhaps by identifying control and clock signals.
• Some designs may be been previously flattened, either intentionally by automatic programs or unintentionally by the design repeating or 'cut-and-pasting' information in a system instead of using hierarchy. In these cases we may wish to restore hierarchy to the design information. Existing techniques for identifying repetitive structure in a design could be used to create new instances.
Control of Manipulations

User Controlled
In some circumstances a user may be developing or debugging a new algorithm and may wish to see how a small modification to an existing piece of test data affects the behaviour or results. Given a set of general purpose manipulations and existing test data some simple one-off questions may be considered. For example:
• What if there was an extra level of hierarchy?
• What is the largest bus we can handle?
A good method to control the manipulations may be to incorporate them into an existing design hierarchy browser. For example, user controlled hierarchy creation could be made user friendly using a schematic-capture style GUI where the user selects instances for each new design object in the new level of instantiation.
Random Control
In order to thoroughly and scientifically test the behaviour of an algorithm with respect to a varying metric there should be a large number of test subjects exhibiting a (normal?)
distribution of the aspect being tested. Such a large distribution of test data would be very difficult to generate under user control and is difficult to obtain from existing design data. In such cases introducing automation and randomness is the only safe way to generate a large number of test cases. In the case of a fixed set of manipulations and an existing starting circuit one technique to be to apply a number of manipulations on various points of a design at random to generate a new circuit. This can be repeated a large number of times (using different random seeds) to generate a test set.
If the random manipulations affect a number of attributes of a circuit and only one was to be tested then the initial set could be analysed and pruned to give only a variation of the desired attribute. For example the 'mutation' process may generate a large number of circuits with varying bus width and hierarchy. If we wanted to see how an algorithm behaved with respect to bus width, we could analyse the set and produce a subset with a fixed number of levels of hierarchy.
Chained manipulations
There are some manipulations which can be combined into sequences to create more sophisticated manipulations of a design. For example, suppose we wish to increase the amount of hierarchy in a design and we have a 'flat' 8 bit register (with 8 bit wide input and output ports). If we split the input and output wide ports and then use the two new inputs to drive a level of hierarchy creation. This can now be repeated for the new 4bit ports. We can repeat the process and from our 8 bit bus create an extra 3 levels of hierarchy as depicted in Figure 3 .1.
. 
Implementation
An experimental implementation has been completed based on EDIF Version 4 0 0. Although VHDL was chosen the operations could have equally been implemented for the structural aspects of VHDL using a VHDL toolkit such as LEDA's LVS.
The current implementation manipulates the ports, busses and hierarchy in a either an EDIF schematic or connectivity view. However the new view produced is always of type connectivityView. The generation of schematics is a very hard problem in itself and a number of techniques exist to automatically generate schematic diagrams from a netlist description. We have no plans to attempt to generate schematic descriptions and hope that automatic schematic generation techniques can be applied to this work.
The operations described here are implemented as a set of stand-alone programs. In some cases some of the operations are implemented by multiple programs, for example separate programs are used to select instances for hierarchy creation, while another program actually creates the new levels of hierarchy using the instances previously identified. In this case and others where operations are inter-related, for example the chained manipulations described in Section 3.3, the EDIF userData construct is used to pass information between the various programs.
